High speed Radar Data Acquisition
For the next generation Radar Observation of Bird INtensity systems Chess eTi developed a high speed Radar Data Acquisition Front End.
This data-acquisition system uses a 14 bits analog to digital converter controlled by an FPGA to obtain 120 mega samples per second, this leads via a FPGA to a digitized radar image.
